Unit Price:$0
Ext Price:$0



Freescale/Motorola MC68882-family hardware for IEEE binary floating-point operations in compatible M68000 systems.
Family architecture is documented by the manufacturer technical summary hosted by NXP. Confirm the exact EI25AR ordering suffix, lot marking and package drawing before design use.
The MC68882 is a floating-point coprocessor for Motorola M68000-family systems, particularly the MC68020 and MC68030 host interfaces. It implements the ANSI-IEEE 754-1985 binary floating-point model and extends integer-only processing with dedicated arithmetic hardware and floating-point registers. This catalog entry identifies the exact code as MC68882EI25AR; the manufacturer-hosted family documentation verifies the MC68882 architecture, while the full suffix should be checked against supplied-lot paperwork.
The family implements binary floating-point arithmetic used by M68000 software.
Separate arithmetic resources handle floating-point operations.
Designed primarily for those host coprocessor interfaces.
Manufacturer documentation describes MC68881 pin and software compatibility at the family level.
Eight 80-bit data registers support extended-precision operations.
The technical summary documents arithmetic, comparison and transcendental functions.
Family documentation covers integer and IEEE floating-point formats.
Coprocessor interface registers and bus-control signals exchange operands and results with the host.
The LCDChip API records 68-LCC (J-Lead). The established package register maps that name to 68-LCC.jpg; NXP's MC68882 family documentation includes a 68-lead PLCC package option. A precise EI25AR package drawing and lot-specific marking must still be confirmed before footprint approval.

The registered JPG is absent locally and on the production site; do not publish until the image and package match are verified.
Use the manufacturer MC68882 pin-out document for numbered lead assignments. The following are functional groups, not a substitute for the package-specific diagram.
D0-D31 carry host-interface data according to the selected bus width.
Address inputs and chip select identify coprocessor interface registers.
Read/write, strobe and acknowledgement signals coordinate transfers.
Meet manufacturer electrical and timing conditions for each connection.
Confirm all lead numbers and unused-pin instructions on the exact manufacturer package drawing.
| Catalog order code | MC68882EI25AR |
|---|---|
| Catalog manufacturer | Freescale Semiconductor |
| Documented family | MC68882, Motorola/Freescale; archived by NXP |
| Function | Enhanced floating-point coprocessor |
| Host family | M68000; primarily MC68020/MC68030 |
| Arithmetic model | ANSI-IEEE 754-1985 binary floating point |
| Floating-point data registers | Eight, 80-bit each at family level |
| Family package option | 68-lead PLCC |
| Catalog package label | 68-LCC (J-Lead) |
| Catalog package-image path | /upload/package/68-LCC.jpg |
| 25 MHz timing column | Present in the MC68882 technical summary; confirm EI25AR suffix and lot rating |
| MC68881 relationship | Manufacturer states family-level pin and software compatibility |
| Lifecycle | NXP marks MC68882 family no longer manufactured |
Do not infer environmental grade or exact package dimensions from the unverified EI25AR suffix. Check original ordering and lot documents before engineering sign-off.
The MC68881 is documented as pin- and software-compatible with the MC68882 family, but performance and timing differ. Another MC68882 suffix is not automatically equivalent. Check package, clock grade, environmental rating, supply, bus timing, software assumptions and actual markings. No unverified internal alternative link is provided.
NXP hosts Motorola/Freescale's MC68882 Technical Summary (BR509) and the MC68882 product archive. These establish the family architecture and discontinued lifecycle. The API lists Freescale Semiconductor for MC68882EI25AR; the full exact suffix was not located in the family document and must be reconciled against controlled ordering records.
Hardware floating-point support through a qualified host interface.
Arithmetic acceleration in compatible embedded computers.
Maintenance of assemblies designed for the MC68882 instruction set.
Inspect the full EI25AR marking, date and lot codes, traceability, 68-lead J-lead condition, storage history and electrical test documentation. A discontinued family designation does not by itself authenticate a supplied unit or establish its exact suffix rating.
A floating-point coprocessor for compatible M68000-family systems.
Not by itself. The family data sheet has a 25 MHz timing column, but the exact suffix and supplied-lot rating require manufacturer ordering evidence.
Only after review; manufacturer family-level pin and software compatibility does not eliminate timing and performance differences.
No. The registered 68-LCC.jpg must be restored and inspected before release.
Keep this product under review until an exact EI25AR manufacturer ordering reference, package drawing, supplied-lot marking and production JPG are confirmed. Use BR509 electrical and bus-timing tables for the final system analysis; do not release a page based solely on catalog metadata.
The following parts include "MC68882EI25AR" in Silicon Labs MC68882EI25AR.
The following parts are popular search parts in Test and Measurement.