Unit Price:$0
Ext Price:$0



Harris Corporation HSP45240GC-33 is a 24-bit programmable address sequencer in a 68-lead ceramic PGA. Harris' original product selection guide names this exact GC-33 ordering code and its commercial temperature grade.
The GC ceramic PGA pin grid requires the original controlled top view; the later Renesas online data sheet describes the JC plastic PLCC variant.
The HSP45240 generates block-oriented addresses for DSP and image-processing algorithms. A 24-by-24 crosspoint switch can remap the 24 output bits for transformations such as FFT bit reversal. It can also operate as two independent 12-bit sequencers, with programmable delay on twelve outputs and processor-controlled configuration.
Twenty-four-bit sequence generation for memory-oriented processing.
Two independent twelve-bit address paths when configured accordingly.
Twenty-four-by-twenty-four output routing supports nonsequential address patterns.
Programmable delay on twelve outputs accommodates downstream processing.
D0-D6, chip select, address select and write controls form the microprocessor interface.
STARTIN/STARTOUT and status signals support coordinated multi-chip sequencing.
Upper and lower output groups have distinct output-enable controls.
The GC-33 ordering suffix denotes the 33 MHz family speed grade in the Harris historical guide.
Harris' historical exact-order table specifies 68-lead PGA for HSP45240GC-33, with 0 to +70 C commercial operation. The catalog records 68-BCPGA; the local package workbook registers that exact normalized name at row 713. DigiKey describes a 68-CPGA device package and 68-BCPGA case. Ceramic pin-grid coordinate numbering, 29.47 mm package class and board socket must be confirmed from the matching original drawing.

The registered 68-BCPGA JPG is missing locally; publication is blocked.
Harris/Intersil HSP45240 family documentation identifies D0-D6, CS, A0 and WR as programming signals; CLK and RST as timing/reset inputs; STARTIN/STARTOUT and DLYBLK as sequence controls; ADDVAL, BUSY, BLOCKDONE and DONE as status; and OUT0-OUT23 with OEH/OEL as address outputs. An archived manufacturer-authored PGA burn-in table identifies these signal families on the ceramic grid, but its coordinate naming and suffix qualification require reconciliation with the shipped GC-33 lot. Do not wire from the PLCC numbered pin table.
D0-D6, CS, A0 and WR.
CLK, RST, STARTIN, STARTOUT and DLYBLK.
ADDVAL, BUSY, BLOCKDONE and DONE.
OUT0-OUT23 with OEH/OEL controls.
Obtain the controlled GC PGA coordinate map before schematic sign-off.
| Exact order code | HSP45240GC-33 |
|---|---|
| Original manufacturer | Harris Corporation |
| Function | Programmable address sequencer |
| Clock grade | 33 MHz ordering class; check exact AC limits |
| Address width | 24 bits, or two 12-bit streams |
| Crosspoint switch | 24-by-24 |
| Programmable output delay | 12 output bits |
| Processor interface | D0-D6, CS, A0, WR |
| Supply | +5 V family; confirm GC-33 controlled limits |
| Operating temperature | 0 to +70 C in Harris GC-33 ordering row |
| Package | 68-lead ceramic PGA; catalog 68-BCPGA |
| Local package image | 68-BCPGA JPG missing |
Family features are not a substitute for exact-suffix timing and package qualification.
No internal LCDChip alternate is linked or approved. Harris listed GC-40 and GC-50 ceramic PGA speed grades, and JC-33 in plastic PLCC; none is automatically interchangeable. Compare the entire order code, PGA grid or PLCC footprint, output loading, clock timing, programming behavior, temperature grade and qualification before substitution.
The 1996 Harris Product Selection Guide explicitly lists HSP45240GC-33 as a commercial 68-lead PGA address sequencer. A later Intersil/Renesas HSP45240 data sheet describes the family architecture and PLCC version. Harris-origin archived PGA material provides signal naming, but the exact GC-33 coordinate and timing document should be obtained for the supplied lot.
Bit-reversal and mapped memory traversal.
Pan and zoom address generation.
One- and two-dimensional block sequencing.
Coordinated reads and writes in legacy DSP systems.
Verify the Harris GC-33 marking, original 68-pin ceramic PGA, date/lot code, pin condition and traceable source. The catalog stock and base price remain independent commercial fields. Exact-code distributor listings agree on 416 offered units but show incompatible currency, quantity and tier conditions; obtain a dated authorized quote before changing price data or releasing this page.
No. The Harris ordering guide lists GC-33 as 68-lead PGA and JC-33 as 68-lead PLCC.
Yes, the documented architecture supports two independent 12-bit streams.
No. A controlled GC-33 coordinate drawing and lot match are still needed.
No. The local 68-BCPGA JPG is missing.
Keep this item in manual review. Acquire the exact GC-33 ceramic PGA pin-coordinate and AC documents, restore and verify the 68-BCPGA JPG, and reconcile dated authorized inventory and pricing. Repeat content, database and rendered-page checks before any human publication decision.
The following parts include "HSP45240GC-33" in Silicon Labs HSP45240GC-33.
The following parts are popular search parts in Test and Measurement.