Analog Devices Inc./Maxim Integrated DS2413Q+T&R

The DS2413 lets a 1-Wire master address two programmable open-drain I/O pins over a single serial connection. Dedicated PIO commands read both pin states and write their output latches; a factory-lasered, unique 64-bit ROM registration number supports addressing in a multidrop network. The device draws operating power from the 1-Wire line rather than a separate VCC pin.

LCDChip registers 6-WDFN Exposed Pad. Analog Devices lists DS2413Q+T&R as a six-pin TDFN with exposed paddle, package code T633+2, on tape and reel. The P+T&R alternative is TSOC, with different pin assignments and footprint.

Layout checks

• Use the controlled six-pin TDFN outline and pin-one marking.
• Connect both ground pins and solder the exposed paddle to the ground plane.
• Size PIO load and 1-Wire pullup for the board's actual conditions.

The expected local JPG is absent and the production JPG URL returns HTTP 404. Keep this draft unpublished until the correct image is restored and inspected.

For the Q-version TDFN, pin 1 is not connected; pin 2 is the open-drain 1-Wire IO requiring an external pullup; pin 3 is GND1; pin 4 is PIOA; pin 5 is GND2; and pin 6 is PIOB. Both ground pins must be connected. The exposed paddle is soldered to the board ground plane. The TSOC pin mapping is different and must not be applied to this Q order code.

Use the manufacturer's electrical and timing tables for design limits; absolute maximum fault ratings are not normal operating conditions.

Other 1-Wire switches can differ in PIO command protocol, pullup and parasitic-power behavior, load ratings and ROM addressing. The DS2413P+T&R TSOC version uses a different footprint and pin mapping. Do not treat a six-pin package or 1-Wire label as proof of interchangeability. No unverified internal alternative is linked.

Analog Devices' DS2413 1-Wire Dual-Channel Addressable Switch data sheet Rev. 5 (May 2022) supplies the exact Q+T&R ordering row, TDFN pin table, electrical ratings and PIO command behavior. Check the current controlled package drawing before board release.

Verify marking, traceability, TDFN dimensions and factory ROM ID. Test both PIO states, read-after-write confirmation, sink current, bus recovery and safe behavior if the 1-Wire connection is lost. Confirm exposed-paddle and ground connections on the production board.

Confirm the latest data sheet, 1-Wire electrical timing, parasitic-power recovery, PIO load protection and TDFN land pattern before production. Restore and inspect the live package JPG before formal publication.