Unit Price:$0
Ext Price:$0



The ADSANTEC ASNT8144-KMC is a SiGe pseudo-random binary sequence generator supporting selectable PRBS7 and PRBS15 patterns from DC to 23 Gbps, differential CML clock and data interfaces, and a period-synchronization output in a custom 24-pin CQFP package.
Function, package, pin assignments, supply configurations, and electrical specifications were checked against ADSANTEC's exact product page and ASNT8144-KMC datasheet revision 1.0.2.
ASNT8144-KMC implements a linear-feedback shift register that produces either a 32767-bit PRBS15 sequence using x15 + x14 + 1 or a 127-bit PRBS7 sequence using x7 + x6 + 1. The off15 control selects the polynomial, while the differential active-low reset initializes the generator away from the prohibited all-zero state.
External selection between full-length PRBS7 and PRBS15 patterns supports multiple serial-link test cases.
Differential clocking supports operation from static conditions through 23 Gbps.
A differential sync output provides one pulse per PRBS period through sequence division by 32 or 8192.
Differential CML interfaces and on-chip 50 Ω input termination support high-speed laboratory and system integration.
ADSANTEC specifies the exact ASNT8144-KMC in a custom 24-pin CQFP package. The package includes a center heat slug on the back side for heat dissipation.

The registered production package image is currently unavailable; publication must wait until `/upload/package/24-CQFP.jpg` returns a valid JPG.
The exact 24-pin terminal assignment is taken from the ADSANTEC datasheet.
Observe the datasheet's common-mode limits and do not infer ground-referenced compatibility from the nominal supply voltage alone.
| Function | Selectable PRBS7/PRBS15 generator with sync output |
|---|---|
| PRBS polynomials | x7 + x6 + 1; x15 + x14 + 1 |
| Clock/data range | DC to 23 Gbps |
| Supply configurations | VCC = 0 V, VEE = -3.3 V; or VCC = +3.3 V, VEE = 0 V |
| Supply tolerance | Approximately ±6% around 3.3 V |
| Supply current | 240 mA typical, 275 mA maximum |
| Power consumption | 850 mW nominal; 0.86 W absolute maximum |
| Junction temperature | -40°C to +125°C |
| CML clock swing | 0.05 V to 0.8 V differential or single-ended peak-to-peak |
| Data output swing | 280 mV to 440 mV single-ended |
| Output jitter | 2.5 ps peak-to-peak, datasheet condition |
| Package | Custom 24-pin CQFP |
Specifications above are controlled by datasheet test conditions. Consult the current electrical-characteristics and package sections before design release.
Other ADSANTEC PRBS generators may differ in polynomial set, synchronization behavior, maximum rate, power, package, and control pins. ASNT8142-KMC provides PRBS7/PRBS15 generation with a half-period delayed output rather than the ASNT8144-KMC synchronization output. Treat related KMC devices as design alternatives only after schematic, footprint, termination, timing, and software/test expectations are revalidated.
ADSANTEC develops high-speed SiGe signal-generation, clock-processing, and interface ICs. The exact product page and revision-controlled datasheet identify ASNT8144-KMC as the custom 24-pin CQFP version of this PRBS7/PRBS15 generator.
PRBS stimulus for serial channels, receivers, and clock/data paths up to 23 Gbps.
Pattern generation and period synchronization in laboratory bit-error-rate setups.
Embedded pattern sources for characterization of transceiver and interconnect assemblies.
Differential test stimulus for jitter, eye-diagram, and synchronization measurements.
Verify the full ASNT8144-KMC ordering code, package marking, 24-pin CQFP construction, date and lot information, and handling condition. The manufacturer datasheet states compliance with the cited RoHS substance restrictions; project-level qualification and traceability requirements remain the purchaser's responsibility.
The off15 input selects full-length PRBS7 or PRBS15 generation.
ADSANTEC specifies operation from DC to 23 Gbps under the datasheet conditions.
It produces one differential pulse per PRBS period, derived by division by 32 for PRBS7 or 8192 for PRBS15.
Yes, but the I/O coupling and PCB implementation must follow the positive-supply configuration described by ADSANTEC.
Before release, verify the exact package drawing, center-slug connection, supply polarity, CML common-mode range, 50 Ω terminations, differential routing, thermal conditions, and polynomial-selection logic. Publication is blocked until the registered 24-CQFP production JPG is present and verifiably accessible.
The following parts include "ASNT8144-KMC" in Silicon Labs ASNT8144-KMC.
The following parts are popular search parts in Test and Measurement.