Unit Price:$0
Ext Price:$0



The Analog Devices / Maxim Integrated DS28E35Q+T is a DeepCover 1-Wire secure authenticator with an ECDSA engine, SHA-256, 1 Kbit of user EEPROM and a factory-programmed 64-bit identifier. This exact order code uses an 8-WFDFN Exposed Pad package, identified by the manufacturer as an 8-pin 2 mm × 3 mm TDFN-EP.
The Q+T suffix selects the exposed-pad TDFN option supplied on tape and reel; confirm part-specific supply status with the manufacturer.
DS28E35 provides public-key challenge-response authentication for peripherals and consumables over a single-contact 1-Wire interface. Its internal ECDSA engine uses a defined SEC elliptic-curve domain; SHA-256 hashes EEPROM page data and host challenges for signing. The device includes a hardware random-number generator, protected key resources, a lockable certificate area and four pages of user EEPROM.
ECDSA signing supports host verification without exposing the device's private key.
1-Wire IO provides host communication with an external pull-up circuit.
A unique factory-programmed 64-bit ROM ID can identify a device on the bus.
The Q option uses an 8-pin 2 mm × 3 mm TDFN-EP package.
ECDSA, SHA-256 and an on-chip hardware random-number generator.
1,024 user bits arranged as four 256-bit EEPROM pages with irreversible protection options.
Lockable public-key certificate storage and a 17-bit nonvolatile decrement-on-command counter.
The 64-bit ROM identifier serves as a device address in a multi-device network.
The customer product record and package registry designate 8-WFDFN Exposed Pad. Analog Devices identifies DS28E35Q+T as an 8-pin 2 mm × 3 mm TDFN-EP, package code T823+1, outline 21-0174 and land pattern 90-0091. Do not substitute the six-pin TSOC footprint used by the P variant.

The expected production package JPG is not available. Deploy and visually confirm the image before publication.
Manufacturer top-view 8-pin TDFN-EP assignment:
Open-drain 1-Wire interface; requires an external pull-up.
Ground reference.
Not connected; do not treat these as supply pins.
Solder evenly to the board ground plane for proper operation.
These assignments apply to the Q TDFN-EP variant; the six-pin TSOC pin numbers differ.
| Function | 1-Wire ECDSA secure authenticator |
|---|---|
| Operating pull-up voltage | 2.97 V to 3.63 V on IO |
| Operating temperature | -40°C to +85°C |
| Interface | Single-contact 1-Wire, up to 76.9 kbit/s under specified conditions |
| External pull-up resistance | 300 Ω to 1,500 Ω at 3.3 V ±10%, per electrical table |
| Authentication | ECDSA on a defined SEC elliptic-curve domain |
| Hash function | SHA-256 |
| User EEPROM | 1,024 bits; four pages of 256 bits |
| ROM identifier | Unique factory-programmed 64-bit value |
| Counter | 17-bit nonvolatile decrement-on-command |
| EEPROM endurance | 100,000 write/erase cycles at +85°C, specified test condition |
| EEPROM retention | 10 years at +85°C, specified test condition |
| Package | 8-pin 2 mm × 3 mm TDFN-EP, code T823+1 |
The full security protocol and timing details are not included in the abridged public data sheet. Verify them in the controlled full document.
DS28E35P+T is a documented member of the same family but uses a six-pin TSOC instead of this eight-pin exposed-pad TDFN. Compare footprint, pin assignment, temperature, firmware commands, key provisioning and host pull-up before considering any substitution. No internal replacement link is supplied without an exact API match and confirmed interchangeability.
Analog Devices publishes the Maxim Integrated DS28E35 portfolio. Its Rev. 6 abridged data sheet explicitly lists DS28E35Q+T and the T823+1 TDFN-EP package. The complete data sheet requires a manufacturer request; review its current revision and part-specific availability for production.
Identify and authenticate approved consumables with host challenge-response.
Associate a factory-programmed ROM ID with a verified credential.
Support sensor identification where the complete system design meets its requirements.
Protect accessory identification and authentication workflows.
Check the complete Q+T order code, package marking, lot traceability and manufacturer-controlled provisioning procedure. System security depends on host validation and key management, not the device alone.
Use the open-drain IO pin on a 1-Wire bus with an appropriate external pull-up.
No. Q+T is the eight-pin exposed-pad TDFN, while P+T is a six-pin TSOC.
No. Analog Devices provides an abridged public version and requests an NDA for complete documentation.
Obtain the complete controlled DS28E35 documentation before firmware, provisioning or production release. Verify the exact TDFN land pattern, 1-Wire electrical timing and final part status. The production package JPG is missing; keep this detail unpublished until the image has been deployed and visually checked.
The following parts include "DS28E35Q+T" in Silicon Labs DS28E35Q+T.
The following parts are popular search parts in Test and Measurement.